IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I HEREBY CERTIFY THIS PAPER OR FEE IS In re Patent Application of: BEING DEPOSITED WITH THE U.S. POSTAL RAYNOR SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED BELOW AND IS Serial No. Not yet assigned ADDRESSED TO: MS PATENT APPLICATION, PO BOX 1450, ALEXANDRIA, VA 22313-1450. Filing Date: Herewith EXPRESS MAIL NO: EV322684013US DATE OF DEPOSIT: August 21, 2003 For: SOLID STATE IMAGE SENSOR NAME: Justin Goree SIGNATURE:

TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

MS PATENT APPLICATION COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

Sir:

Transmitted herewith is a certified copy of the priority European Application No. 02255864.7.

Respectfully submitted,

MICHAEL W. TAYLOR

Reg. No. 43,182

Allen, Dyer, Doppelt, Milbrath & Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791 Orlando, Florida 32802

Telephone: 407/841-2330

Fax: 407/841-2343

Attorney for Applicant



Eur päisches **Patentamt**

Eur pean **Patent Office** Office européen des brevets

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patent application No. Demande de brevet no Patentanmeldung Nr.

02255864.7

Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk

Offic ur péen d s brevets



Anmeldung Nr:

Application no.: 02255864.7

Demande no:

Anmeldetag:

Date of filing: 22.08.02

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

STMicroelectronics Limited Planar House, Parkway, Globe Park Marlow, Buckinghamshire SL7 1YL GRANDE BRETAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Solid state image sensor

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

H01L27/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

"Solid State Image Sensor"

2 This invention relates to solid state image sensors 3 with active pixels. 4 5 As is well known, in active pixel image sensors an 6 area of the pixel acts as a photodiode, with photon-7 generated current being integrated on the self-8 capacitance of the photodiode. This charge is 9 . essentially an analog representation of light 10 received at that pixel during the exposure period. 11 Where a digital signal is desired, it is necessary 12 to provide some means for A-D conversion. 13 14 Most active pixels in current use one or more A-D 15 converters located off the image plane. 16 maximises the light-converting properties of the 17 image plane, but at the expense of requiring a 18 relatively complex switching or multiplexing 19 arrangement to transfer pixel signals values to the 20 A-D converter(s). 21 22

1 It has been proposed to use layouts in which each 2 pixel has its own A-D converter; see for example US Patent 5,461,425 (Fowler et al), US Patent 5,801,657 3 (Fowler et al), US Patent 6,271,785 (Martin), and 4 IEEE Journal Solid State Physics, December 2001, Vol 36, No 12, p2049 et seq (Kleinfelder et al). 6 However, such prior proposals have the disadvantage 7 that the additional circuitry in each pixel severely 8 reduces the ability of the pixel to collect photo-9 10 generated electrons, and thus severely reduces 11 sensitivity. 12 The invention is defined in claim 1. 13 14 Preferred features and advantages of the present 15 invention will be apparent from the other claims, 16 17 and from the following description. 18 Embodiments of the invention will now be described, 19 by way of example only, with reference to the 20 21 drawings, in which: 22 23 Figure 1 illustrates a pixel in a prior art 24 image sensor; 25 Figure 2 is a circuit diagram showing one 26 method of use of the pixel of Figure 1; 27 Figure 3 illustrates a pixel in an image sensor

29 Figure 4 is a circuit using the pixel of Figure

according to one embodiment of the invention;

30 3;

Figures 5 and 6 are timing diagrams 1 illustrating the operation of the circuit of Figure 2 3 4; Figure 7 is a timing diagram for a modified 4 form of operation; 5 Figure 8 is a timing diagram showing a further 6 modified mode of operation; 7 Figure 9 shows part of the circuit of Figure 4 8 in greater detail; 9 Figure 10 shows an alternative to Figure 9; and 10 Figures 11, 12 and 13 show modifications to the 11 circuit of Figure 4. 12 13 Figure 1 shows a prior art approach to an image 14 sensor having in-pixel circuitry such as ADC. 15 sensor is formed on a P-epitaxial layer 12 overlying 16 a P substrate 10. The top part of the P-epitaxial 17 layer 12 is doped to provide the circuit components, 18 namely an N-well 14 forming a collection node, NMOS 19 transistors in a P-well 16, and PMOS transistors in 20 an N-well 18. 21 22 For correct operation, the P-well 16 is biased to 23 Vss (= ground/0V), and the N-well is biased to Vdd, 24 typically 3.3V or 1.8V. The collection node 14 is 25 biased to a voltage between Vss and Vdd. 26 27 Light is absorbed by the silicon at a depth which is 28 wavelength dependent. Typically, visible light 29 generates a substantial proportion of electrons at a 30 depth which is greater than the wells 14,16,18. 31 collection node 14 as shown in Figure 1 will collect 32

1 electrons that are generated directly beneath it. 2 Those electrons which are generated close to the 3 border of the collection node 14 and the P-well 16 are attracted to the positive potential of the 4 collection node 14 and are collected. 5 However, these electrons which are generated underneath or close to the N-well 18 are attracted to the positive bias of the N-well and are not collected. 8 corresponds to a loss of sensitivity of the pixel. 9 10 11 Figure 2 illustrates a circuit of the sensor of 12 Figure 1. One pixel 20 is shown, which includes the 13 collection node 14 shown as the equivalent diode 22 14 and capacitance 24. NMOS transistors M1-M4 control 15 operation of the pixel, as will be described in more detail below. A comparator is formed by PMOS 16 17 transistors M5-M7 and NMOS transistor M8, giving an 18 output on line 26 when the sampled pixel voltage 19 equals a ramp voltage Vramp on line 28. 20 21 A number of schemes are possible for using the change of state of the comparator. 22 In the example shown, the line 26 sets an N-bit latch 30 according 23 24 to a 10-bit gray scale. The latch 30 could be 25 inside or outside the pixel. The latch 30 for a given pixel is enabled at the appropriate time by a 26 27 decode circuit 32. The latch thus outputs a 10-bit 28 representation of the pixel value, in this example 29 to a frame store 33.

30

Turning to Figure 3, the invention in this

embodiment once again has a P-epitaxial layer 10

A collection node 14 is 1 over a P substrate 10. 2 formed as an N-well. The surrounding surface is formed as a P-well 16 with amplification transistors 3 provided by NMOS transistors only. The collection 4 node 14 and P-well 16 may be contiguous, as shown, or may be separated by an insulation or isolation. 6 7 Thus, the sensor of Figure 3 contains no N-well 8 other than the collection node 14. Electrons 9 generated in the epitaxial layer 10 are attracted to 10 1.1. the most positive point in the pixel, which is now 12 the collection node 14, thus increasing the 13 sensitivity. 14 Figure 4 shows one possible circuit making use of 15 this. As discussed, the pixel 20 contains only NMOS 16 Transistor M4 is used to reset the 17 transistors. pixel voltage. Transistors M1-M3 form a long tail 18 19 pair, with M1 forming a current source to M2 and M3. 20 The long tail pair is connected to a current mirror 21 formed by PMOS transistors M5 and M6 located off the 22 pixel. 23 24 After reset, the voltage on the gate of M2 is higher 25 than Vref (gate of M3). More current flows through 26 M3 than M2 and hence more through M5 than M6. 27 keeps the gate of M7 high and the output "Comp out" 28 low. 29 After some time, dependent on the amount of light 30

32 be lower than that on the gate of M3. When this

31

falling on the pixel, the voltage "Vphotodiode" will

1 happens, more current will flow through M3 than M2 and hence more through M6 than M5. This takes the 2 3 gate of M7 low and the output Comp out goes high. 4 5 The time that this transition takes place is stored using the N-bit latch 30 (in this example 10-bit). 6 7 In the arrangement of Figure 4, there is an external current mirror and latch for each pixel. 8 9 the outputs of the pixel latches are commoned onto a bus, and an address bus 31 and select circuit 32 are 10 11 used to enable the bus output. 12 Figure 5 illustrates the timing for the circuit of 13 As will be seen at A and B, the greater 14 Figure 4. the amount of light falling on the pixel, the 15 16 steeper is the slope of the integrating waveform and the earlier the comparator changes state. 17 18 This arrangement has the disadvantage that, as shown 19 at B' in Figure 6, low light levels produce a very 20 21 shallow slope on Vphotodiode. This can be addressed 22 either by lengthening the integration time, which 23 reduces the speed of the whole system, or by setting Vref very close to the maximum of Vphotodiode, which 24 25 makes the system very sensitive to noise. Figure 7 overcomes these limitations by providing Vref in the 26 27 form of a piecewise linear ramp C during 28 integration. 29 30 Figure 8 illustrates a further modification for use 31 in mitigating fixed pattern noise. With careful

layout, transistors M2 and M3 will match accurately.

However, there is likely to be an offset when the 1 outputs from the long tail pair and the current 2 mirror change states. Moreover, because of 3 manufacturing tolerances this offset is likely to vary between pixels, causing fixed pattern noise. 5 Figure 8 shows an offset cancellation scheme. 7 Reset transistor M4 is kept closed and the pixel is kept 8 A ramp D is applied to Vref at the gate 9 10 of M3. The system operates in a similar manner to 11 the exposure of the pixels: when the comparator 12 changes state the latch stores the count value on the "Gray(0...9)" bus and this count is stored in 13 the frame store for subsequent subtraction from the 14 output of the integration phase. 15 16 17 In the simplest implementation, the width of the frame store matches the width of the latches and the 18 19 gray scale counter, i.e. 10 bits in the present example, as seen in Figure 9. However, to save 20 space in the IC it is possible to use a narrower 21 22 width of frame store and a selector circuit so that only the most relevant 8 bits, for example, are 23 This is seen in Figure 10 where a multiplexer 24 36 is sued to select the 8 most significant bits if 25 26 the signal is large, or the least significant 8 bits if the signal is small. 27 28 29 The foregoing description assumes that each pixel has its own current mirror and latch. 30 feasible for small arrays, but for larger arrays it 31 becomes necessary to share the current mirrors and 32

- 1 latches between many pixels. In the system shown in
- 2 Figure 11, the "Bias1" signal to the current load in
- 3 the long tail pair is used to enable each of the
- 4 rows in sequence. When Biasl is low the pixel's
- 5 readout is disabled, enabling the pixel to set to a
- 6 suitable level. When Bias1 goes high the long tail
- 7 pair is enabled and the difference between the
- 8 photodiode voltage and Vref is output as a current
- 9 difference on lines 38 and 40. The control signal
- for Bias1 is added to the address bus PixA(0...9) so
- 11 that the output from the latch is written into the
- 12 appropriate memory location.

13

- 14 For larger arrays, the parasitic effect of the
- drains from all the pixels in the column will slow
- 16 access. To avoid this, as seen in Figure 12, NMOS
- 17 FETs 42 and 44 are inserted at each pixel into both
- legs of the long tailed pair and are used to
- multiplex the output onto the lines 38 and 40.

20

- 21 Alternatively or additionally, cascode transistors
- 22 46 can be used (as seen in Figure 13) to reduce the
- effects of stray capacitance on the lines 38 and 40
- 24 from the pixels.

- The foregoing embodiments have been described in
- 27 terms of a P-type substrate, with the collection
- 28 node formed as an N-well and only NMOS transistors
- 29 within the pixel. In principle, this could be
- inverted with the substrate N-type, the collection
- 31 node a P-well and only PMOS transistors within the
- 32 pixel.

1 2 The invention provides image sensors in which the pixels have greater sensitivity than in the prior 3 art. Also, the pixels have a balanced readout which 4 provides greater noise immunity than in the older 5 analog readout mechanisms. 6 7 Greater sensitivity give a sensor which is able to 8 operate at lower light levels: a significant 9 requirement for cameras. systems which incorporate 10 their own light source require less power to 11 12 illuminate the pixel, leading to reduced power

consumption.

1	CLAI	<u>MS</u>
2		
3	1.	A solid state image sensor comprising a doped
4		single crystal chip, one face of the chip
5		forming an active pixel array; said face being
6		formed on a P substrate by a P-epitaxial layer
7		on which are formed pixels each comprising:
8		an N-well acting as a collection node,
9		one or more P-wells adjacent the N-well,
10		and
11		in-pixel circuit elements comprising as
12		active elements only NMOS transistors in at
13		least one said P-well.
14		
15	2.	A solid state image sensor as defined in claim
16		1 but with N and P reversed.
17		
18	3.	An image sensor according to claim 1 or claim
19		2, in which said in-pixel circuit elements form
20		part of an analog-to-digital converter which
21		also comprises circuit elements external to the
22		pixel.
23		
24	4.	An image sensor according to claim 3, in which
25		said in-pixel circuit elements form an
26		amplifier which is connected, directly or by
27		switching, to a comparator external to the
28		pixel and forming part of the analog to digital


converter.


5. An image sensor according to claim 4, in which the in-pixel circuit elements form a long tail

1 pair connected to receive the pixel photodiode voltage and a reference voltage, and providing 2 a balanced output to an off-pixel current 3 4 mirror which in turn is connected to said 5 comparator. 6 7 6. An image sensor according to claim 5, including a counter in which a count is latched by a 8 9 change of state of the comparator. 10 11 7. An image sensor according to claim 6, including 12 a frame store, and in which the count latched 13 in the counter is transferred to the frame 14 store. 15 An image sensor according to claim 5, in which 16 8. 17 the reference voltage is ramped during the time 18 when the photodiode is integrating photoinduced 19 current. 20 21 9. An image sensor according to claim 5 or claim 22 8, in which the reference voltage is ramped 23 during reset of the pixel to provide offset 24 compensation. 25 An image sensor according to claim 6 or claim 26 10. 27 7, in which each pixel is provided with a 28 respective off-pixel comparator and counter. 29 30 An image sensor according to claim 6 or claim 11. 7, in which a number of pixels in a given row 31 or column share a single off-pixel comparator 32

1		and counter, said pixels being enabled
2		sequentially.
3		
4	12.	An image sensor according to claim 11, in which
5		the outputs of the long tail pair in each pixel
6		are multiplexed to a pair of output lines
7		common to said number of pixels.
8		
9	13.	An image sensor according to claim 11 or claim
10		12, in which cascode transistors are provided
11		in the outputs of each long tail pair.

1 (Fig. 3) ABSTRACT 2 3 "Solid State Image Sensor" 4 5 An active pixel image sensor is formed on a P-6 epitaxial layer (10) on top of a P substrate (12). 7 Each pixel consists of an N-well (14) acting as a 8 collection node and a number of transistors. 9 pixel transistors comprise only NMOS transistors 10 formed in P-wells 16. Circuits are described in 11 which the in-pixel transistors cooperate with off-12 pixel PMOS transistors to form ADC circuits. 13








Fig.3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 10

